

*bd*GDB

JTAG debug interface for GNU Debugger

XLS/XLR



User Manual

Manual Version 1.02 for BDI2000

1 Introduction	4
1.1 BDI2000.....	4
1.2 BDI Configuration	5
2 Installation	6
2.1 Connecting the BDI2000 to Target	6
2.1.1 Changing Target Processor Type	8
2.2 Connecting the BDI2000 to Power Supply	9
2.2.1 External Power Supply.....	9
2.2.2 Power Supply from Target System	10
2.3 Status LED «MODE».....	11
2.4 Connecting the BDI2000 to Host	12
2.4.1 Serial line communication	12
2.4.2 Ethernet communication	13
2.5 Installation of the Configuration Software	14
2.5.1 Configuration with a Linux / Unix host.....	15
2.5.2 Configuration with a Windows host.....	17
2.5.3 Recover procedure.....	18
2.6 Testing the BDI2000 to host connection.....	19
2.7 TFTP server for Windows NT	19
3 Using bdiGDB	20
3.1 Principle of operation	20
3.2 Configuration File.....	21
3.2.1 Part [INIT].....	22
3.2.2 Part [TARGET]	24
3.2.3 Part [HOST].....	28
3.2.4 Part [FLASH]	30
3.2.5 Part [REGS]	34
3.3 Debugging with GDB	36
3.3.1 Target setup	36
3.3.2 Connecting to the target.....	36
3.3.3 Breakpoint Handling.....	37
3.3.4 GDB monitor command.....	37
3.3.5 GDB remote address size	37
3.3.6 Target serial I/O via BDI.....	38
3.4 Telnet Interface.....	39
3.5 Multi-Core Support.....	41
4 Specifications	43
5 Environmental notice.....	44
6 Declaration of Conformity (CE).....	44
7 Abatron Warranty and Support Terms	45
7.1 Hardware	45
7.2 Software	45
7.3 Warranty and Disclaimer	45
7.4 Limitation of Liability	45

Appendices


A Troubleshooting	46
B Maintenance	47
C Trademarks	49

1 Introduction

bdiGDB enhances the GNU debugger (GDB), with EJTAG debugging for RMI's XLS/XLR based targets. With the builtin Ethernet interface you get a very fast download speed of up to 100 kBytes/sec. No target communication channel (e.g. serial line) is wasted for debugging purposes. Even better, you can use fast Ethernet debugging with target systems without network capability. The host to BDI communication uses the standard GDB remote protocol.

An additional Telnet interface is available for special debug tasks (e.g. force a hardware reset, program flash memory).

The following figure shows how the BDI2000 interface is connected between the host and the target:



1.1 BDI2000

The BDI2000 is the main part of the bdiGDB system. This small box implements the interface between the EJTAG pins of the target CPU and a 10Base-T ethernet connector. The firmware and the programmable logic of the BDI2000 can be updated by the user with a simple setup tool. The BDI2000 supports 1.8 – 5.0 Volts target systems (3.0 – 5.0 Volts target systems with Rev. A/B).

1.2 BDI Configuration

As an initial setup, the IP address of the BDI2000, the IP address of the host with the configuration file and the name of the configuration file is stored within the flash of the BDI2000.

Every time the BDI2000 is powered on, it reads the configuration file via TFTP.

Following an example of a typical configuration file:

```

; bdiGDB configuration file for XLS board
; -----
;
;
[INIT]
;
; Setup TLB
;WTLB    0x00000000000000700      0x00000000017    ;Map 0x0000... -> 0x0000...
;

[TARGET]
; common parameters
POWERUP    2000                    ;power-up delay 2 seconds
JTAGCLOCK  1                      ;use 16 MHz JTAG clock
JTAGDELAY  8                      ;delay for 64 TCK's
WAKEUP     100                   ;give reset time to complete
RESET      HARD                   ;reset via EJTAG reset pin
;RESET     JTAG                   ;reset via EJTAG instruction
;
; Core#0 parameters (active vCPU after reset)
#0 CPUTYPE XLS 0                  ;CPU type, CHIP0/CPU0/THREAD0
#0 ENDIAN  BIG                    ;target is big endian
#0 STARTUP HALT                  ;halt at the reset vector
;#0 STARTUP STOP 30000           ;let ROM setup the system
;#0 STARTUP RUN                  ;let vCPU run
;#0 WORKSPACE 0xA0000080         ;workspace in target RAM for fast download
;
; Core#4 parameters
;#1 CPUTYPE XLS 4                  ;CPU type, CHIP0/CPU1/THREAD0
;#1 ENDIAN  BIG                    ;target is big endian
;#1 STARTUP RUN                  ;let vCPU run
;

[HOST]
IP          151.120.25.119
;
#0 PROMPT   vCPU#0>
#0 FILE     E:/temp/dump256k.bin
#0 FORMAT   BIN 0xA0200000
;

[REGS]
;used for all cores unless overridden
DMM1    0xBEF00000      ;Peripheral and I/O Configuration base
FILE    $regXLS.def

```

Based on the information in the configuration file, the target is automatically initialized after every reset.



2 Installation

2.1 Connecting the BDI2000 to Target

The cables to the target system are designed for EJTAG 2.5 compatible boards. In case where the target system has the same connector layout, the cable can be directly connected.



In order to ensure reliable operation of the BDI (EMC, runtimes, etc.) the target cable length must not exceed 25 cm (10").



For BDI MAIN / TARGET A connector signals see table on next page.

BDI MAIN / TARGET A Connector Signals

Pin	Name	Description
1	DINT	EJTAG Debug Interrupt This output of the BDI2000 connects to the target DINT line.
2	$\overline{\text{TRST}}$	EJTAG Test Reset This output of the BDI2000 resets the JTAG TAP controller on the target.
3+5	GND	System Ground
4	TCK	EJTAG Test Clock This output of the BDI2000 connects to the target TCK line.
6	TMS	EJTAG Test Mode Select This output of the BDI2000 connects to the target TMS line.
7	$\overline{\text{RESET}}$	This open collector output of the BDI2000 is used to reset the target system.
8	TDI	EJTAG Test Data In This output of the BDI2000 connects to the target TDI line.
9	VIO Target	1.8 – 5.0V: This is the target reference voltage. It indicates that the target has power and it is also used to create the logic-level reference for the input comparators. It also controls the output logic levels to the target. It is normally fed from Vdd I/O on the target board. 3.0 – 5.0V with Rev. A/B : This input to the BDI2000 is used to detect if the target is powered up. If there is a current limiting resistor between this pin and the target Vdd, it should be 100 Ohm or less.
10	TDO	EJTAG Test Data Out This input to the BDI2000 connects to the target TDO line.

2.1.1 Changing Target Processor Type

Before you can use the BDI2000 with an other target processor type (e.g. ARM <--> MIPS), a new setup has to be done (see chapter 2.5). During this process the target cable must be disconnected from the target system. The BDI2000 needs to be supplied with 5 Volts via the BDI OPTION connector (Rev. A) or via the POWER connector (Rev. B/C). For more information see chapter 2.2.1 «External Power Supply»).



To avoid data line conflicts, the BDI2000 must be disconnected from the target system while programming the logic for an other target CPU.

2.2 Connecting the BDI2000 to Power Supply

2.2.1 External Power Supply

The BDI2000 needs to be supplied with 5 Volts (max. 1A) via the BDI OPTION connector (Rev. A) or via POWER connector (Rev. B/C). The available power supply from Abatron (option) or the enclosed power cable can be directly connected. In order to ensure reliable operation of the BDI2000, keep the power supply cable as short as possible.



For error-free operation, the power supply to the BDI2000 must be between 4.75V and 5.25V DC. **The maximal tolerable supply voltage is 5.25 VDC. Any higher voltage or a wrong polarity might destroy the electronics.**

Rev. A

The green LED «BDI» marked light up when 5V power is connected to the BDI2000

BDI OPTION Connector

- 1 - NOT USED
- 2 - GROUND
- 3 - NOT USED
- 4 - GROUND
- 5 - NOT USED
- 6 - GROUND
- 7 - NOT USED
- 8 - GROUND
- 9 - NOT USED
- 10 - GROUND
- 11 - NOT USED
- 12 - Vcc (+5V)
- 13 - Vcc Target (+5V)
- 14 - Vcc (+5V)

Rev. B/C

The green LED «BDI» marked light up when 5V power is connected to the BDI2000

POWER Connector

- 1 - Vcc (+5V)
- 2 - VccTGT
- 3 - GROUND
- 4 - NOT USED

Please switch on the system in the following sequence:

- 1 --> external power supply
- 2 --> target system

2.2.2 Power Supply from Target System

The BDI2000 needs to be supplied with 5 Volts (max. 1A) via BDI MAIN target connector (Rev. A) or via TARGET A connector (Rev. B/C). This mode can only be used when the target system runs with 5V and the pin «Vcc Target» is able to deliver a current up to 1A@5V. For pin description and layout see chapter 2.1 «Connecting the BDI2000 to Target». Insert the enclosed Jumper as shown in figure below. **Please ensure that the jumper is inserted correctly.**



For error-free operation, the power supply to the BDI2000 must be between 4.75V and 5.25V DC. **The maximal tolerable supply voltage is 5.25 VDC. Any higher voltage or a wrong polarity might destroy the electronics.**

Rev. A

BDI OPTION Connector

- 1 - NOT USED
- 2 - GROUND
- 3 - NOT USED
- 4 - GROUND
- 5 - NOT USED
- 6 - GROUND
- 7 - NOT USED
- 8 - GROUND
- 9 - NOT USED
- 10 - GROUND
- 11 - NOT USED
- 12 - Vcc (+5V)
- 13 - Vcc Target (+5V)
- 14 - Vcc BDI2000 (+5V)

The green LEDs «BDI» and «TRGT» marked light up when target is powered up and the jumper is inserted correctly

Rev. B/C


POWER Connector

- 1 - Vcc BDI2000 (+5V)
- 2 - Vcc Target (+5V)
- 3 - GROUND
- 4 - NOT USED

The green LEDs «BDI» and «TRGT» marked light up when target is powered up and the jumper is inserted correctly

2.3 Status LED «MODE»

The built in LED indicates the following BDI states:





MODE LED	BDI STATES
OFF	The BDI is ready for use, the firmware is already loaded.
ON	The power supply for the BDI2000 is < 4.75VDC.
BLINK	The BDI «loader mode» is active (an invalid firmware is loaded or loading firmware is active).

2.4 Connecting the BDI2000 to Host

2.4.1 Serial line communication


Serial line communication is only used for the initial configuration of the bdiGDB system.

The host is connected to the BDI through the serial interface (COM1...COM4). The communication cable (included) between BDI and Host is a serial cable. There is the same connector pinout for the BDI and for the Host side (Refer to Figure below).



2.4.2 Ethernet communication

The BDI2000 has a built-in 10 BASE-T Ethernet interface (see figure below). Connect an UTP (Unshielded Twisted Pair) cable to the BDI2000. For thin Ethernet coaxial networks you can connect a commercially available media converter (BNC-->10 BASE-T) between your network and the BDI2000. Contact your network administrator if you have questions about the network.



The following explains the meanings of the built-in LED lights:

LED	Name	Description
LI	Link	When this LED light is ON, data link is successful between the UTP port of the BDI2000 and the hub to which it is connected.
TX	Transmit	When this LED light BLINKS, data is being transmitted through the UTP port of the BDI2000
RX	Receive	When this LED light BLINKS, data is being received through the UTP port of the BDI2000

2.5 Installation of the Configuration Software

On the enclosed diskette you will find the BDI configuration software and the firmware required for the BDI2000. For Windows users there is also a TFTP server included.

The following files are on the diskette.

b20xlsgd.exe	Configuration program (16bit Windows application)
b20xlsgd.hlp	Windows help file for the configuration program
b20xlsgd.xxx	Firmware for the BDI2000
xlsjed20.xxx	JEDEC file for the BDI2000 (Rev. A/B) logic device (CPLD)
xlsjed21.xxx	JEDEC file for the BDI2000 (Rev. C) logic device (CPLD)
ftpsrv.exe	TFTP server for Windows (WIN32 console application)
*.cfg	Configuration files
*.def	Register definition files
bdisetup.zip	ZIP Archive with the Setup Tool sources for Linux / UNIX hosts.

Overview of an installation / configuration process:

- Create a new directory on your hard disk
- Copy the entire contents of the enclosed diskette into this directory
- Linux only: extract the setup tool sources and build the setup tool
- Use the setup tool to load/update the BDI firmware/logic
Note: A new BDI has no firmware/logic loaded.
- Use the setup tool to transmit the initial configuration parameters
 - IP address of the BDI.
 - IP address of the host with the configuration file.
 - Name of the configuration file. This file is accessed via TFTP.
 - Optional network parameters (subnet mask, default gateway).

Activating BOOTP:

The BDI can get the network configuration and the name of the configuration file also via BOOTP. For this simply enter 0.0.0.0 as the BDI's IP address (see following chapters). If present, the subnet mask and the default gateway (router) is taken from the BOOTP vendor-specific field as defined in RFC 1533.

With the Linux setup tool, simply use the default parameters for the -c option:

```
[root@LINUX_1 bdisetup]# ./bdisetup -c -p/dev/ttyS0 -b57
```

The MAC address is derived from the serial number as follows:

MAC: 00-0C-01-xx-xx-xx , repase the xx-xx-xx with the 6 left digits of the serial number

Example: SN# 93123457 ==>> 00-0C-01-93-12-34

2.5.1 Configuration with a Linux / Unix host

The firmware / logic update and the initial configuration of the BDI2000 is done with a command line utility. In the ZIP Archive bdisetup.zip are all sources to build this utility. More information about this utility can be found at the top in the bdisetup.c source file. There is also a make file included. Starting the tool without any parameter displays information about the syntax and parameters.



To avoid data line conflicts, the BDI2000 must be disconnected from the target system while programming the logic for an other target CPU (see Chapter 2.1.1).

Following the steps to bring-up a new BDI2000:

1. Build the setup tool:

The setup tool is delivered only as source files. This allows to build the tool on any Linux / Unix host. To build the tool, simply start the make utility.

```
[root@LINUX_1 bdisetup]# make
cc -O2 -c -o bdisetup.o bdisetup.c
cc -O2 -c -o bdisetup.o bdisetup.c
cc -O2 -c -o bdisetup.o bdisetup.c
cc -s bdisetup.o bdisetup.o bdisetup.o -o bdisetup
```

2. Check the serial connection to the BDI:

With "bdisetup -v" you may check the serial connection to the BDI. The BDI will respond with information about the current loaded firmware and network configuration.

Note: Login as root, otherwise you probably have no access to the serial port.

```
[root@LINUX_1 bdisetup]# ./bdisetup -v -p/dev/ttyS0 -b57
BDI Type : BDI2000 Rev.C (SN: 92152150)
Loader   : V1.05
Firmware : unknown
Logic    : unknown
MAC      : ff-ff-ff-ff-ff-ff
IP Addr  : 255.255.255.255
Subnet   : 255.255.255.255
Gateway  : 255.255.255.255
Host IP  : 255.255.255.255
Config   : ????????????????????
```

3. Load/Update the BDI firmware/logic:

With "bdisetup -u" the firmware is loaded and the CPLD within the BDI2000 is programmed. This configures the BDI for the target you are using. Based on the parameters -a and -t, the tool selects the correct firmware / logic files. If the firmware / logic files are in the same directory as the setup tool, there is no need to enter a -d parameter.

```
[root@LINUX_1 bdisetup]# ./bdisetup -u -p/dev/ttyS0 -b57 -aGDB -tXLS
Connecting to BDI loader
Erasing CPLD
Programming firmware with ./b20xlgd.100
Programming CPLD with ./xlsjed21.100
```

4. Transmit the initial configuration parameters:

With "bdisetup -c" the configuration parameters are written to the flash memory within the BDI. The following parameters are used to configure the BDI:

BDI IP Address	The IP address for the BDI2000. Ask your network administrator for assigning an IP address to this BDI2000. Every BDI2000 in your network needs a different IP address.
Subnet Mask	The subnet mask of the network where the BDI is connected to. A subnet mask of 255.255.255.255 disables the gateway feature. Ask your network administrator for the correct subnet mask. If the BDI and the host are in the same subnet, it is not necessary to enter a subnet mask.
Default Gateway	Enter the IP address of the default gateway. Ask your network administrator for the correct gateway IP address. If the gateway feature is disabled, you may enter 255.255.255.255 or any other value.
Config - Host IP Address	Enter the IP address of the host with the configuration file. The configuration file is automatically read by the BDI2000 after every start-up.
Configuration file	Enter the full path and name of the configuration file. This file is read via TFTP. Keep in mind that TFTP has it's own root directory (usual /tftpboot). You can simply copy the configuration file to this directory and the use the file name without any path. For more information about TFTP use "man tftpd".

```
[root@LINUX_1 bdisetup]# ./bdisetup -c -p/dev/ttyS0 -b57 \  
> -i151.120.25.101 \  
> -h151.120.25.118 \  
> -xls.cfg  
Connecting to BDI loader  
Writing network configuration  
Writing init list and mode  
Configuration passed
```

5. Check configuration and exit loader mode:

The BDI is in loader mode when there is no valid firmware loaded or you connect to it with the setup tool. While in loader mode, the Mode LED is flashing. The BDI will not respond to network requests while in loader mode. To exit loader mode, the "bdisetup -v -s" can be used. You may also power-off the BDI, wait some time (1min.) and power-on it again to exit loader mode.

```
[root@LINUX_1 bdisetup]# ./bdisetup -v -p/dev/ttyS0 -b57 -s  
BDI Type : BDI2000 Rev.C (SN: 92152150)  
Loader : V1.05  
Firmware : V1.00 bdiGDB for XLS/XLR  
Logic : V1.00 MIPS32/MIPS64  
MAC : 00-0c-01-92-15-21  
IP Addr : 151.120.25.101  
Subnet : 255.255.255.255  
Gateway : 255.255.255.255  
Host IP : 151.120.25.118  
Config : xls.cfg
```

The Mode LED should go off, and you can try to connect to the BDI via Telnet.


```
[root@LINUX_1 bdisetup]# telnet 151.120.25.101
```

2.5.2 Configuration with a Windows host

First make sure that the BDI is properly connected (see Chapter 2.1 to 2.4).



To avoid data line conflicts, the BDI2000 must be disconnected from the target system while programming the logic for an other target CPU (see Chapter 2.1.1).



dialog box «BDI2000 Update/Setup»

Before you can use the BDI2000 together with the GNU debugger, you must store the initial configuration parameters in the BDI2000 flash memory. The following options allow you to do this:


- Channel** Select the communication port where the BDI2000 is connected during this setup session.
- Baudrate** Select the baudrate used to communicate with the BDI2000 loader during this setup session.
- Connect** Click on this button to establish a connection with the BDI2000 loader. Once connected, the BDI2000 remains in loader mode until it is restarted or this dialog box is closed.
- Current** Press this button to read back the current loaded BDI2000 software and logic versions. The current loader, firmware and logic version will be displayed.
- Update** This button is only active if there is a newer firmware or logic version present in the execution directory of the bdiGDB setup software. Press this button to write the new firmware and/or logic into the BDI2000 flash memory / programmable logic.

BDI IP Address	Enter the IP address for the BDI2000. Use the following format: xxx.xxx.xxx.xxx e.g.151.120.25.101 Ask your network administrator for assigning an IP address to this BDI2000. Every BDI2000 in your network needs a different IP address.
Subnet Mask	Enter the subnet mask of the network where the BDI is connected to. Use the following format: xxx.xxx.xxx.xx.e.g.255.255.255.0 A subnet mask of 255.255.255.255 disables the gateway feature. Ask your network administrator for the correct subnet mask.
Default Gateway	Enter the IP address of the default gateway. Ask your network administrator for the correct gateway IP address. If the gateway feature is disabled, you may enter 255.255.255.255 or any other value..
Config - Host IP Address	Enter the IP address of the host with the configuration file. The configuration file is automatically read by the BDI2000 after every start-up.
Configuration file	Enter the full path and name of the configuration file. e.g. D:\ada\target\config\bdi\evs332.cnf For information about the syntax of the configuration file see the bdiGDB User manual. This name is transmitted to the TFTP server when reading the configuration file.
Transmit	Click on this button to store the configuration in the BDI2000 flash memory.

2.5.3 Recover procedure

In rare instances you may not be able to load the firmware in spite of a correctly connected BDI (error of the previous firmware in the flash memory). **Before carrying out the following procedure, check the possibilities in Appendix «Troubleshooting».** In case you do not have any success with the tips there, do the following:

- Switch OFF the power supply for the BDI and open the unit as described in Appendix «Maintenance»
- Place the jumper in the «**INIT MODE**» position
- Connect the power cable or target cable if the BDI is powered from target system
- Switch ON the power supply for the BDI again and wait until the LED «MODE» blinks fast
- Turn the power supply OFF again
- Return the jumper to the «**DEFAULT**» position
- Reassemble the unit as described in Appendix «Maintenance»



2.6 Testing the BDI2000 to host connection

After the initial setup is done, you can test the communication between the host and the BDI2000. There is no need for a target configuration file and no TFTP server is needed on the host.

- If not already done, connect the bdiGDB system to the network.
- Power-up the BDI2000.
- Start a Telnet client on the host and connect to the BDI2000 (the IP address you entered during initial configuration).
- If everything is okay, a sign on message like «BDI Debugger for ARM» should be displayed in the Telnet window.

2.7 TFTP server for Windows NT

The bdiGDB system uses TFTP to access the configuration file and to load the application program. Because there is no TFTP server bundled with Windows, Abatron provides a TFTP server application **tftpsrv.exe**. This WIN32 console application runs as normal user application (not as a system service).

Command line syntax: `tftpsrv [p] [w] [dRootDirectory]`

Without any parameter, the server starts in read-only mode. This means, only read access request from the client are granted. This is the normal working mode. The bdiGDB system needs only read access to the configuration and program files.

The parameter [p] enables protocol output to the console window. Try it.

The parameter [w] enables write accesses to the host file system.

The parameter [d] allows to define a root directory.

<code>tftpsrv p</code>	Starts the TFTP server and enables protocol output
<code>tftpsrv p w</code>	Starts the TFTP server, enables protocol output and write accesses are allowed.
<code>tftpsrv dC:\tftp\</code>	Starts the TFTP server and allows only access to files in C:\tftp and its subdirectories. As file name, use relative names. For example "bdi\mpc750.cfg" accesses "C:\tftp\bdi\mpc750.cfg"


You may enter the TFTP server into the Startup group so the server is started every time you login.

3 Using bdiGDB

3.1 Principle of operation

The firmware within the BDI handles the GDB request and accesses the target memory or registers via the JTAG interface. There is no need for any debug software on the target system. After loading the code via TFTP debugging can begin at the very first assembler statement.

Whenever the BDI system is powered-up the following sequence starts:



3.2 Configuration File

The configuration file is automatically read by the BDI2000 after every power on. The syntax of this file is as follows:

```

; comment
[part name]
identifier parameter1 parameter2 ..... parameterN ; comment
identifier parameter1 parameter2 ..... parameterN
.....
[part name]
identifier parameter1 parameter2 ..... parameterN
identifier parameter1 parameter2 ..... parameterN
.....
                etc.

```

Numeric parameters can be entered as decimal (e.g. 700) or as hexadecimal (0x80000).

Note about how to enter 64bit values:

The syntax for 64 bit parameters is : [<high word>_]<low word>
Hex values may also be entered as: 0xnxxxxxxxxxxxxxxxxn

The "high word" (optional) and "low word" can be entered as decimal or hexadecimal. They are handled as two separate values concatenated with an underscore.

Examples:

```

0x0123456789abcdef           =>>     0x0123456789abcdef
0x01234567_0x89abcdef       =>>     0x0123456789abcdef
1_0                           =>>     0x0000000100000000
256                           =>>     0x0000000000000100
3_0x1234                     =>>     0x0000000300001234
0x80000000_0                 =>>     0x8000000000000000

```

3.2.1 Part [INIT]

The part [INIT] defines a list of commands which should be executed every time the target comes out of reset. The commands are used to get the target ready for loading the program file.


WGPR register value	Write value to the selected general purpose register. register the register number 0 .. 31 value the value to write into the register Example: WGPR 0 5
WREG name value	Write value to the selected CPU register by name name the register name (PC, HI, LO) value the value to write into the register Example: WREG PC 0x80010000
WCP0 register value	Write value to the selected Coprocessor 0 register.
WCP2 register value	Write value to the selected Coprocessor 2 register. register the register number 0 .. 31, add 0x0n00 for Select n, add 0x1000 for a 64bit register value the value to write into the register Example: WCP0 13 0x00000000 ;Clear Cause Register
WCTR address value	Write value to the selected Control register. address the register address value the value to write into the register Example: WCTR 0x200 0x80 ; set IEU_DEFEATURE[DBE]
WM8 address value	Write a byte (8bit) to the selected memory place. address the memory address value the value to write to the target memory Example: WM8 0xFFFFFA21 0x04 ; SYPCR: watchdog disable ...
WM16 address value	Write a half word (16bit) to the selected memory place. address the memory address value the value to write to the target memory Example: WM16 0x02200200 0x0002 ; TBSCR
WM32 address value	Write a word (32bit) to the selected memory place. address the memory address value the value to write to the target memory Example: WM32 0x02200000 0x01632440 ; SIUMCR
WM64 address value	Write a double word (64bit) to the selected memory place. address the memory address value the value to write to the target memory Example: WM64 0x1000 0x01234567_0x89abcdef

DELAY value	Delay for the selected time. value the delay time in milliseconds (1...30000) Example: DELAY 500 ; delay for 0.5 seconds
IVIC [ways sets]	This entry invalidates the instruction cache. way the number of ways in the IC sets the number of sets in the IC Example: IVIC 2 256 ; Invalidate IC, 2 way, 256 sets
IVDC [ways sets]	This entry invalidates the data cache. way the number of ways in the DC sets the number of sets in the DC Example: IVDC 2 64 ; Invalidate DC, 2 way, 64 sets
WTLB vpn rpn	Adds an entry to the TLB array. For parameter description see below. vpn the virtual page number, size and ASID rpn the real page number, coherency and DVG bits Example: WTLB 0x00000500 0x01FC0017 ;Boot ROM 2 x 1MB

Adding entries to the TLB:

Sometimes it is necessary to setup the TLB before memory can be accessed. This is because on a MIPS the MMU is always enabled. The init list entry WTLB allows an initial setup of the TLB array. The first WTLB entry clears also the whole TLB array.


The vpn parameter defines the memory region, virtual page number, size and ASID:



The SIZE (size) field decodes as follows:

0 = (1KB)	1 = 4KB	2 = 16KB	3 = 64KB	4 = 256KB
5 = 1MB	6 = 4MB	7 = 16MB	8 = 64MB	9 = 256MB

The rpn parameter defines the real page number, coherency and DVG bits:



The field positions are selected so the physical address becomes readable.

The following example clears the TLB and adds one entry to access ROM via address 0x00000000 and adds an other entry to access the ROM also via address 0xc000000210000000 (xkseg).

```

WTLB 0x00000000000000600 0x0000000001E000017 ;Monitor Flash 2 x 4MB, uncached DVG
WTLB 0xc0000002100000600 0x0000000001E000017 ;Monitor Flash 2 x 4MB, uncached DVG
    
```

3.2.2 Part [TARGET]

The part [TARGET] defines some target specific values.

CPUTYPE type vCPU [32BIT] This value gives the BDI information about the connected CPU. The optional 32BIT parameter forces the BDI to transfer only 32-bit register values to GDB. This allows to connect with a GDB built for MIPS32.

type XLS or XLR
 vCPU selects the vCPU ((32 * Chip) + (4 * CPU) + Thread)
 Example: CPUTYPE XLS 5 ;XLS in CHIP0/CPU1/THREAD1

ENDIAN format This entry defines the endiannes of the memory system.

format The endiannes of the target memory:
 BIG (default), LITTLE
 Example: ENDIAN LITTLE

JTAGCLOCK value With this value you can select the JTAG clock rate the BDI2000 uses when communication with the target CPU.

value 0 = 16.6 MHz 2 = 5.5 MHz
 1 = 8.3 MHz 3 = 4.1 MHz
 Example: CLOCK 1 ; JTAG clock is 8.3 MHz

JTAGDELAY wait This entry defines a wait time in Run-Test/Idle state before a value is read or after a value was written via JTAG. Useful when accessing slow memory with a fast JTAG clock. Allows to optimize download performance.

wait number of 8 TCK's in Run-Test/Idle state
 Example: JTAGDELAY 4 ; Wait for 32 TCK's

BDIMODE mode [param] This parameter selects the BDI debugging mode. The following modes are supported:

LOADONLY Loads and starts the application core. No debugging via JTAG port.
 AGENT The debug agent runs within the BDI. There is no need for any debug software on the target. This mode accepts a second parameter. If RUN is entered as a second parameter, the loaded application will be started immediately, otherwise only the PC is set and BDI waits for GDB requests.
 Example: BDIMODE AGENT RUN

RESET type [time] This parameter selects the type of reset the BDI applies to the target during power-up or when "reset" is entered via Telnet. Default is HARD.

NONE No reset is applied.
 JTAG Reset is forces via the EJTAG control register.
 HARD Reset is applied via the EJTAG connector reset pin. The "time" parameter defines the time in milliseconds the BDI assert the reset signal.
 Example: RESET JTAG

- POWERUP delay** This parameter defines a delay in milliseconds the BDI waits after the target has been powered-up until JTAG communications starts.
- delay the power-up start delay in milliseconds (default 2 sec.)
- Example: POWERUP 5000 ;start delay after power-up
-
- WAKEUP time** This entry in the init list allows to define a delay time (in ms) the BDI inserts between releasing the RESET line and starting communicating with the target. This init list entry may be necessary if RESET is delayed on its way to the processors reset pin.
- time the delay time in milliseconds
- Example: WAKEUP 3000 ; insert 3sec wake-up time
-
- STARTUP mode [runtime]** This parameter selects the target startup mode:
- RESET This default mode forces the target to debug mode immediately out of reset. No code is executed after reset.
- STOP In this mode, the BDI lets the target execute code for "runtime" milliseconds after reset. This mode is useful when monitor code should initialize the target system.
- RUN After reset, the target executes code until stopped by the Telnet "halt" command.
- Example: STARTUP STOP 3000 ; let the CPU run for 3 seconds
-
- BREAKMODE mode** This parameter defines how GDB breakpoints are implemented. The current mode can also be changed via the Telnet interface. Via Telnet there is always a hardware breakpoint set.
- SOFT This is the normal mode. Breakpoints are implemented by replacing code with a SDBBP instruction.
- HARD In this mode, the EJTAG breakpoint hardware is used.
- Example: BREAKMODE HARD
-
- STEPMODE mode** This parameter defines how single step (instruction step) is implemented. The alternate step modes (HWBP or SWBP) are useful when stepping instructions that causes a TLB miss exception. Not all targets allow to use all step modes. Some of them do not implement the EJTAG step mode others support only one hardware instruction breakpoint.
- JTAG This is the default mode. The step feature of the EJTAG debug interface is used for single stepping.
- HWBP Not supported because only one HWBP available
- SWBP In this mode, one or two software breakpoints are used to implement single stepping.
- Example: STEPMODE HWBP

- VECTOR CATCH** When this line is present, the BDI catches all unhandled exceptions. Catching exceptions is only possible if the vector table at 0x80000000 is writable. The BDI simply stores a SDBBP instruction at the vector address.
 Example: VECTOR CATCH ; catch unhandled exception
- WORKSPACE address** If a workspace is defined, the BDI uses a faster download / upload mode. The workspace is used for a short code sequence. There must be at least 128 bytes of RAM available for this purpose.
Note: Download and flash programming with a WORKSPACE works only if only one vCPU is in debug mode and accesses EJTAG memory. This because the BDI simply reads/writes data without any synchronisation. It assumes that the helper code running on the vCPU is fast enough to provide/consume the data.
 address the address of the RAM area
 Example: WORKSPACE 0xA0000080
- SIO port [baudrate]** When this line is present, a TCP/IP channel is routed to the BDI's RS232 connector. The port parameter defines the TCP port used for this BDI to host communication. You may choose any port except 0 and the default Telnet port (23). On the host, open a Telnet session using this port. Now you should see the UART output in this Telnet session. You can use the normal Telnet connection to the BDI in parallel, they work completely independent. Also input to the UART is implemented.
 port The TCP/IP port used for the host communication.
 baudrate The BDI supports 2400 ... 115200 baud
 Example: SIO 7 9600 ;TCP port for virtual IO
- REGLIST list** This parameter defines what registers are sent to GDB. By default only the standard registers are sent (gpr's, sr, lo, hi, bad, cause, pc, dummy fpr's). The following names are use to select a register group:
 STD The standard registers.
 CP0 The CP0 registers.
 Example: REGLIST STD CP0 ; standard and CP0 registres

Daisy chained JTAG devices:

For MIPS targets, the BDI can also handle systems with multiple devices connected to the JTAG scan chain. In order to put the other devices into BYPASS mode and to count for the additional bypass registers, the BDI needs some information about the scan chain layout. Enter the number (count) and total instruction register (irlen) length of the devices present before the MIPS chip (Predecessor). Enter the appropriate information also for the devices following the MIPS chip (Successor):

SCANPRED count irlen This value gives the BDI information about JTAG devices present before the MIPS chip in the JTAG scan chain.

count The number of preceding devices
 irlen The sum of the length of all preceding instruction registers (IR).

Example: SCANPRED 1 8 ; one device with an IR length of 8

SCANSUCC count irlen This value gives the BDI information about JTAG devices present after the MIPS chip in the JTAG scan chain.

count The number of succeeding devices
 irlen The sum of the length of all succeeding instruction registers (IR).

Example: SCANSUCC 2 12 ; two device with an IR length of 8+4

Low level JTAG scan chain configuration:

Sometimes it is necessary to configure the test access port (TAP) of the target before the EJTAG debug interface is visible and accessible in the usual way. The BDI supports this configuration in a very generic way via the SCANINIT configuration option. It accepts a string that defines the JTAG sequence to execute. The following example shows how to use these commands:

```
; Configure Master TAP to make EJTAG TAP visible
SCANINIT t1:w1000:t0:w1000: ;toggle TRST
SCANINIT i5=05:w100000 ;enter MIPS EJTAG mode
;
```

The following low level JTAG commands are supported in the string. Use ":" between commands.

```
I<n>=<...b2b1b0> write IR, b0 is first scanned
D<n>=<...b2b1b0> write DR, b0 is first scanned
    n : the number of bits 1..256
    bx : a data byte, two hex digits
W<n> wait for n (decimal) micro seconds
T1 assert TRST
T0 release TRST
R1 assert RESET
R0 release RESET
CH<n> clock TCK n (decimal) times with TMS high
CL<n> clock TCK n (decimal) times with TMS low
```

The SCANINIT sequence replaces the standard TAP reset sequence used in the BDI firmware. This standard TAP reset sequence asserts TRST for 1 ms and then toggles TCK 5 times with TMS high. After this init sequence the scan chain should look like defined with SCANPRED and SCANSUCC.

3.2.3 Part [HOST]

The part [HOST] defines some host specific values.

IP ipaddress	<p>The IP address of the host.</p> <p style="padding-left: 20px;">ipaddress the IP address in the form xxx.xxx.xxx.xxx</p> <p style="padding-left: 20px;">Example: IP 151.120.25.100</p>
FILE filename	<p>The file name of the program file. This name is used to access the application file via TFTP. If the filename starts with a \$, this \$ is replace with the path of the configuration file name.</p> <p style="padding-left: 20px;">filename the filename including the full path or \$ for relative path.</p> <p style="padding-left: 20px;">Example: FILE F:\gnu\demo\mips\test.elf</p> <p style="padding-left: 20px;"> FILE \$test.elf</p>
FORMAT format [offset]	<p>The format of the image file and an optional load address offset. If the image is already stored in ROM on the target, select ROM as the format. The optional parameter "offset" is added to any load address read from the image file.</p> <p style="padding-left: 20px;">format SREC, BIN, AOUT, ELF or ROM</p> <p style="padding-left: 20px;">Example: FORMAT ELF</p> <p style="padding-left: 20px;"> FORMAT ELF 0x10000</p>
LOAD mode	<p>In Agent mode, this parameters defines if the code is loaded automatically after every reset.</p> <p style="padding-left: 20px;">mode AUTO, MANUAL</p> <p style="padding-left: 20px;">Example: LOAD MANUAL</p>
START address	<p>The address where to start the program file. If this value is not defined and the core is not in ROM, the address is taken from the code file. If this value is not defined and the core is already in ROM, the PC will not be set before starting the target. This means, the program starts at the normal reset address (0x00000000).</p> <p style="padding-left: 20px;">address the address where to start the program file</p> <p style="padding-left: 20px;">Example: START 0x10000</p>
PROMPT string	<p>This entry defines a new Telnet prompt. The current prompt can also be changed via the Telnet interface.</p> <p style="padding-left: 20px;">Example: PROMPT vCPU#0></p>
DUMP filename	<p>The default file name used for the Telnet DUMP command.</p> <p style="padding-left: 20px;">filename the filename including the full path</p> <p style="padding-left: 20px;">Example: DUMP dump.bin</p>

TELNET mode By default the BDI sends echoes for the received characters and supports command history and line editing. If it should not send echoes and let the Telnet client in "line mode", add this entry to the configuration file.

mode ECHO (default), NOECHO or LINE

Example: TELNET NOECHO ; use old line mode

DEBUGPORT port [RECONNECT] [NS-MT]

The TCP port GDB uses to access the target. If the RECONNECT parameter is present, an open TCP/IP connection (Telnet/GDB) will be closed if there is a connect request from the same host (same IP address). The option NS-MT enables "Non-stop Multi-Threaded Debugging" in GDB.

port the TCP port number (default = 2001)

Example: DEBUGPORT 2001

Non-stop Multi-Threaded Debugging in GDB:

In this mode the cores are mapped to GDB threads and only one GDB session is started to access all cores. Google for "Non-stop Multi-Threaded Debugging in GDB" to find the document that explains this mode from the GDB point of view. The support on the BDI side for this mode is still experimental but you are free to use it. To enable this mode add the NS-MT option to the DEBUGPORT parameter in the BDI configuration [HOST] section. To enable this mode in GDB use:

```
(gdb) set target-async 1
(gdb) set pagination off
(gdb) set non-stop on
(gdb) target remote bdi2000:2001
```

Be aware that cores are actually not threads. Cores have individual caches and also their own hardware breakpoint registers. This can conflict with the way GDB handles threads.

3.2.4 Part [FLASH]

The Telnet interface supports programming and erasing of flash memories. The bdiGDB system has to know which type of flash is used, how the chip(s) are connected to the CPU and which sectors to erase in case the ERASE command is entered without any parameter.

CHIPTYPE type This parameter defines the type of flash used. It is used to select the correct programming algorithm.

format AM29F, AM29BX8, AM29BX16, I28BX8, I28BX16,
AT49, AT49X8, AT49X16, STRATAX8, STRATAX16,
MIRROR, MIRRORX8, MIRRORX16,
M58X32, AM29DX16, AM29DX32

Example: CHIPTYPE AM29F

CHIPSIZE size The size of **one** flash chip in bytes (e.g. AM29F010 = 0x20000). This value is used to calculate the starting address of the current flash memory bank.

size the size of one flash chip in bytes

Example: CHIPSIZE 0x80000

BUSWIDTH width [SWAP] Enter the width of the memory bus that leads to the flash chips. Do not enter the width of the flash chip itself. The parameter CHIPTYPE carries the information about the number of data lines connected to one flash chip. For example, enter 16 if you are using two AM29F010 to build a 16bit flash memory bank. The additional option SWAP tells the BDI that the flash is connected to the databus in a byte swapped mode. Not all provided flash algorithm support the SWAP mode.

with the width of the flash memory bus in bits (8 | 16 | 32 | 64)

Example: BUSWIDTH 32

FILE filename The name of the file to program into the flash. This name is used to access the file via TFTP. If the filename starts with a \$, this \$ is replace with the path of the configuration file name. This name may be overridden interactively at the Telnet interface.

filename the filename including the full path or \$ for relative path.

Example: FILE F:\gnu\mips\bootrom.hex
FILE \$bootrom.hex

FORMAT format [offset] The format of the file and an optional address offset. The optional parameter "offset" is added to any load address read from the program file.

format SREC, BIN, AOUT or ELF

Example: FORMAT SREC
FORMAT BIN 0x10000

WORKSPACE address If a workspace is defined, the BDI uses a faster programming algorithm that runs out of RAM on the target system. Otherwise, the algorithm is processed within the BDI. The workspace is used for a 1kByte data buffer and to store the algorithm code. There must be at least 2kBytes of RAM available for this purpose.

address the address of the RAM area

Example: WORKSPACE 0x00000000

ERASE addr [increment count] [mode [wait]]

The flash memory may be individually erased or unlocked via the Telnet interface. In order to make erasing of multiple flash sectors easier, you can enter an erase list. All entries in the erase list will be processed if you enter ERASE at the Telnet prompt without any parameter. This list is also used if you enter UNLOCK at the Telnet without any parameters. With the "increment" and "count" option you can erase multiple equal sized sectors with one entry in the erase list.

address	Address of the flash sector, block or chip to erase
increment	If present, the address offset to the next flash sector
count	If present, the number of equal sized sectors to erase
mode	BLOCK, CHIP, UNLOCK

Without this optional parameter, the BDI executes a sector erase. If supported by the chip, you can also specify a block or chip erase. If UNLOCK is defined, this entry is also part of the unlock list. This unlock list is processed if the Telnet UNLOCK command is entered without any parameters.

Note: Chip erase does not work for large chips because the BDI time-outs after 3 minutes. Use block erase.

wait	The wait time in ms is only used for the unlock mode. After starting the flash unlock, the BDI waits until it processes the next entry.
------	---

Example: ERASE 0xff040000 ;erase sector 4 of flash
 ERASE 0xff060000 ;erase sector 6 of flash
 ERASE 0xff000000 CHIP ;erase whole chip(s)
 ERASE 0xff010000 UNLOCK 100 ;unlock, wait 100ms
 ERASE 0xff000000 0x10000 7 ; erase 7 sectors

Example for the XLS408-ATX board:

```
[FLASH]
WORKSPACE      0xA0001000          ;workspace in SDRAM
CHIPTYPE       STRATAX16           ;Intel 28F128J3
CHIPSIZE       0x01000000         ;16Mbyte
BUSWIDTH       16 SWAP             ;The width of the flash memory bus in bits
FILE           E:\temp\dump256k.bin
FORMAT         BIN 0xBC200000
ERASE          0xBC200000
ERASE          0xBC220000
ERASE          0xBC240000
ERASE          0xBC260000
```

the above erase list maybe replaces with:

```
ERASE          0xBC200000 0x20000 4 ;erase 4 sectors
```

Supported Flash Memories:

There are currently 3 standard flash algorithm supported. The AMD, Intel and Atmel AT49 algorithm. Almost all currently available flash memories can be programmed with one of this algorithm. The flash type selects the appropriate algorithm and gives additional information about the used flash.

- For 8bit only flash: AM29F (MIRROR), I28BX8, AT49
- For 8/16 bit flash in 8bit mode: AM29BX8 (MIRRORX8), I28BX8 (STRATAX8), AT49X8
- For 8/16 bit flash in 16bit mode: AM29BX16 (MIRRORX16), I28BX16 (STRATAX16), AT49X16
- For 16bit only flash: AM29BX16, I28BX16, AT49X16
- For 16/32 bit flash in 16bit mode: AM29DX16
- For 16/32 bit flash in 32bit mode: AM29DX32
- For 32bit only flash: M58X32

The AMD and AT49 algorithm are almost the same. The only difference is, that the AT49 algorithm does not check for the AMD status bit 5 (Exceeded Timing Limits).

Only the AMD and AT49 algorithm support chip erase. Block erase is only supported with the AT49 algorithm. If the algorithm does not support the selected mode, sector erase is performed. If the chip does not support the selected mode, erasing will fail. The erase command sequence is different only in the 6th write cycle. Depending on the selected mode, the following data is written in this cycle (see also flash data sheets): 0x10 for chip erase, 0x30 for sector erase, 0x50 for block erase.

To speed up programming of Intel Strata Flash and AMD MirrorBit Flash, an additional algorithm is implemented that makes use of the write buffer. This algorithm needs a workspace, otherwise the standard Intel/AMD algorithm is used.

The following table shows some examples:

Flash	x 8	x 16	x 32	Chipsize
Am29F010	AM29F	-	-	0x020000
Am29F800B	AM29BX8	AM29BX16	-	0x100000
Am29DL323C	AM29BX8	AM29BX16	-	0x400000
Am29PDL128G	-	AM29DX16	AM29DX32	0x01000000
Intel 28F032B3	I28BX8	-	-	0x400000
Intel 28F640J3A	STRATAX8	STRATAX16	-	0x800000
Intel 28F320C3	-	I28BX16	-	0x400000
AT49BV040	AT49	-	-	0x080000
AT49BV1614	AT49X8	AT49X16	-	0x200000
M58BW016BT	-	-	M58X32	0x200000
SST39VF160	-	AT49X16	-	0x200000
Am29LV320M	MIRRORX8	MIRRORX16	-	0x400000

Note:

Some Intel flash chips (e.g. 28F800C3, 28F160C3, 28F320C3) power-up with all blocks in locked state. In order to erase/program those flash chips, use the init list to unlock the appropriate blocks:

```
WM16  0xFFFF00000  0x0060      unlock block 0
WM16  0xFFFF00000  0x00D0
WM16  0xFFFF10000  0x0060      unlock block 1
WM16  0xFFFF10000  0x00D0
      . . . .
WM16  0xFFFF00000  0xFFFF      select read mode
```

or use the Telnet "unlock" command:

```
UNLOCK [<addr> [<delay>]]
```

addr This is the address of the sector (block) to unlock

delay A delay time in milliseconds the BDI waits after sending the unlock command to the flash. For example, clearing all lock-bits of an Intel J3 Strata flash takes up to 0.7 seconds.

If "unlock" is used without any parameter, all sectors in the erase list with the UNLOCK option are processed.

To clear all lock-bits of an Intel J3 Strata flash use for example:

```
BDI> unlock 0xFF000000 1000
```

To erase or unlock multiple, continuous flash sectors (blocks) of the same size, the following Telnet commands can be used:

```
ERASE <addr> <step> <count>
UNLOCK <addr> <step> <count>
```

addr This is the address of the first sector to erase or unlock.

step This value is added to the last used address in order to get to the next sector. In other words, this is the size of one sector in bytes.

count The number of sectors to erase or unlock.

The following example unlocks all 256 sectors of an Intel Strata flash (28F256K3) that is mapped to 0x00000000. In case there are two flash chips to get a 32bit system, double the "step" parameter.

```
BDI> unlock 0x00000000 0x20000 256
```

3.2.5 Part [REGS]

In order to make it easier to access target registers via the Telnet interface, the BDI can read in a register definition file. In this file, the user defines a name for the register and how the BDI should access it (e.g. as memory mapped, memory mapped with offset, ...). The name of the register definition file and information for different registers type has to be defined in the configuration file.

The register name, type, address/offset/number and size are defined in a separate register definition file. This way, you can create one register definition file for a specific target processor that can be used for all possible positions of the internal memory map. You only have to change one entry in the configuration file.

An entry in the register definition file has the following syntax:

name type addr size

name	The name of the register (max. 12 characters)		
type	The register type		
	GPR	General purpose register	
	CP0	Coprocessor 0 register	
	CP2	Coprocessor 2 register	
	CTR	Control register	
	MM	Absolute direct memory mapped register	
	DMM1...DMM4	Relative direct memory mapped register	
	IMM1...IMM4	Indirect memory mapped register	
addr	The address, offset or number of the register		
size	The size (8, 16, 32, 64) of the register. Default is 64.		

The following entries are supported in the [REGS] part of the configuration file:

FILE filename	The name of the register definition file. This name is used to access the file via TFTP. The file is loaded once during BDI startup.		
	filename	the filename including the full path	
	Example:	FILE C:\bdi\regs\reg5kc.def	
DMMn base	This defines the base address of direct memory mapped registers. This base address is added to the individual offset of the register.		
	base	the base address	
	Example:	DMM1 0xB8000000	
IMMn addr data	This defines the addresses of the memory mapped address and data registers of indirect memory mapped registers. The address of a IMMn register is first written to "addr" and then the register value is access using "data" as address.		
	addr	the address of the Address register	
	data	the address of the Data register	
	Example:	DMM1 0x04700000	

Example for a register definition:

Entry in the configuration file:

```
[REGS]
;used for all cores unless overridden
DMM1 0xBEF18000 ;GPIO register base
FILE $regXLS.def
```

The register definition file:

```
;name          type  addr          size
;-----
;
; CP0 Registers
;
index          CP0   0             32
random         CP0   1             32
entrylo0       CP0   2             64
entrylo1       CP0   3             64
context        CP0   4             64
pagemask       CP0   5             32
wired          CP0   6             32
badvaddr       CP0   8             64
count          CP0   9             32
eirr           CP0   0x609         64
eimr           CP0   0x709         64
entryhi        CP0   10            64
...
;
; CP2 Registers
;
tx_buffer0     CP2   0x000         64
tx_buffer1     CP2   0x100         64
tx_buffer2     CP2   0x200         64
tx_buffer3     CP2   0x300         64
;
rx_buffer0     CP2   0x001         64
rx_buffer1     CP2   0x101         64
...
;
; Control Registers
;
threaden       CTR   0x000         32
swsleep        CTR   0x001         32
scheduling     CTR   0x002         32
sched_count    CTR   0x003         32
branch_hist    CTR   0x004         32
...
;
; Memory mapped registers
;
xls_io_bar     DMM1  0x00064      32
flash_bar      DMM1  0x00068      32
;
gpio_rst_conf  DMM1  0x18054      32
gpio_cpu_rst   DMM1  0x180A0      32
...
```

3.3 Debugging with GDB

Because the target agent runs within BDI, no debug support has to be linked to your application. There is also no need for any BDI specific changes in the application sources. Your application must be fully linked because no dynamic loading is supported.

3.3.1 Target setup

Target initialization may be done at two places. First with the BDI configuration file, second within the application. The setup in the configuration file must at least enable access to the target memory where the application will be loaded. Disable the watchdog and setting the CPU clock rate should also be done with the BDI configuration file. Application specific initializations like setting the timer rate are best located in the application startup sequence.

3.3.2 Connecting to the target

As soon as the target comes out of reset, BDI initializes it and loads your application code. If RUN is selected, the application is immediately started, otherwise only the target PC is set. BDI now waits for GDB request from the debugger running on the host.

After starting the debugger, it must be connected to the remote target. This can be done with the following command at the GDB prompt:

```
(gdb)target remote bdi2000:2001
```

bdi2000 This stands for an IP address. The HOST file must have an appropriate entry. You may also use an IP address in the form xxx.xxx.xxx.xxx

2001 This is the TCP port used to communicate with the BDI

If not already suspended, this stops the execution of application code and the target CPU changes to background debug mode.

Remember, every time the application is suspended, the target CPU is freezed. During this time no hardware interrupts will be processed.

Note: For convenience, the GDB detach command triggers a target reset sequence in the BDI.

```
(gdb)...  
(gdb)detach  
... Wait until BDI has reseted the target and reloaded the image  
(gdb)target remote bdi2000:2001
```

3.3.3 Breakpoint Handling

The BDI supports the GDB Z-packet to set breakpoints (watchpoints). For software breakpoints, the BDI replaces code with a SDBBP instruction. When breakpoint mode HARD is selected, the BDI sets an appropriate hardware breakpoint via the WatchLo/WatchHi register(s).

3.3.4 GDB monitor command

The BDI supports the GDB "monitor" command. Telnet commands are executed and the Telnet output is returned to GDB. This way you can for example switch the BDI breakpoint mode from within your GDB session.

```
(gdb) target remote bdi2000:2001
Remote debugging using bdi2000:2001
0x10b2 in start ()
(gdb) mon break
Breakpoint mode is SOFT
(gdb) mon break hard


(gdb) mon break
Breakpoint mode is HARD
(gdb)
```

3.3.5 GDB remote address size

The BDI supports 32 bit and 64 bit addresses in a GDB remote protocol frame. The 32 bit addresses are sign-extended to build the required 64 bit addresses.

3.3.6 Target serial I/O via BDI

A RS232 port of the target can be connected to the RS232 port of the BDI2000. This way it is possible to access the target's serial I/O via a TCP/IP channel. For example, you can connect a Telnet session to the appropriate BDI2000 port. Connecting GDB to a GDB server (stub) running on the target should also be possible.



The configuration parameter "SIO" is used to enable this serial I/O routing. The BDI asserts RTS and DTR when a TCP connection is established.

```
[TARGET]
...
SIO 7 9600 ;Enable SIO via TCP port 7 at 9600 baud
```

Warning!!!

Once SIO is enabled, connecting with the setup tool to update the firmware will fail. In this case either disable SIO first or disconnect the BDI from the LAN while updating the firmware.

3.4 Telnet Interface

A Telnet server is integrated within the BDI. The Telnet channel is used by the BDI to output error messages and other information. Also some basic debug commands can be executed.

Telnet Debug features:

- Display and modify memory locations
- Display and modify general and special purpose registers
- Single step a code sequence
- Set hardware breakpoints
- Load a code file from any host
- Start / Stop program execution
- Programming and Erasing Flash memory

During debugging with GDB, the Telnet is mainly used to reboot the target (generate a hardware reset and reload the application code). It may be also useful during the first installation of the bdiGDB system or in case of special debug needs.

Multiple commands separated by a semicolon can be entered on one line.

Example of a Telnet session:

```
- TARGET: waiting for target Vcc
- TARGET: waiting for target Vcc
- TARGET: waiting for target Vcc
- TARGET: processing user reset request
- TARGET: resetting target passed
- TARGET: processing target startup ....
- TARGET: processing target startup passed
BDI>info
  Target state      : debug mode
  Debug entry cause : JTAG break request
  Current PC       : 0xffffffff80025bf8
  Current SR       : 0x00002c00
  Current LR  (r31) : 0xffffffff80025aa4
  Current SP  (r29) : 0xffffffff8008ede8
BDI>mdd 0xbfc00000
ffffffffbfc00000 : 1000000500000000 0000000000000000 .....
ffffffffbfc00010 : 0001052000000000 0000000040809000 ... ..@...
ffffffffbfc00020 : 0000000000000000 0000000000000000 .....
ffffffffbfc00030 : 4080980000000000 0000000000000000 @.....
ffffffffbfc00040 : 401a600000000000 0000000000000000 @.`.....
.....
```

Notes:

The DUMP command uses TFTP to write a binary image to a host file. Writing via TFTP on a Linux/Unix system is only possible if the file already exists and has public write access. Use "man tftpd" to get more information about the TFTP server on your host.

The Telnet commands:

```
"MDD  [<address>] [<count>]  display target memory as double (64bit)",
"MDW  [<address>] [<count>]  display target memory as word (32bit)",
"MDH  [<address>] [<count>]  display target memory as half word (16bit)",
"MDB  [<address>] [<count>]  display target memory as byte (8bit)",
"DUMP  <addr> <size> [<file>] dump target memory to a file",
"MMD  <addr> <value> [<cnt>] modify doubles(s) (64bit) in target memory",
"MMW  <addr> <value> [<cnt>] modify word(s) (32bit) in target memory",
"MMH  <addr> <value> [<cnt>] modify half word(s) (16bit) in target memory",
"MMB  <addr> <value> [<cnt>] modify byte(s) (8bit) in target memory",
"MT   <addr> <count>         memory test",
"MC   [<address>] [<count>]  calculates a checksum over a memory range",
"MV                                       verifies the last calculated checksum",
"RD   [<name>]                display general purpose or user defined register",
"RDUMP [<file>]              dump all user defined register to a file",
"RDCP0 <number>             display CP0 register",
"RM   {<nbr>|<name>} <value> modify general purpose or user defined register",
"RMCP0 <number> <value>    modify CP0 register",
"TLB  <from> [<to>]         display TLB entry",
"DFLUSH [<addr> [<size>]]   flush data cache",
"IFLUSH [<addr> [<size>]]   invalidate instruction cache",
"BOOT                                reset the BDI and reload the configuration",
"RESET [HALT | RUN [time]]  reset the target system, change startup mode",
"BREAK [SOFT | HARD]       display or set current breakpoint mode",
"GO   [<pc>]                set PC and start current core",
"CONT <cores>              restart multiple cores (<cores> = core bit map)",
"TI   [<pc>]                trace on instruction (single step)",
"HALT [<cores>]            force core(s) to debug mode (<cores> = core bit map)",
"BI  <addr> [<mask> [<cores>]] set instruction breakpoint",
"                                       <mask> = address mask, <cores> = core bit map",
"BD  [R|W] <addr> [<mask> [<cores>]] set data breakpoint",
"                                       <mask> = address mask, <cores> = core bit map",
"CI  [<id>]                clear instruction breakpoint(s) of current core",
"CD  [<id>]                clear data breakpoint(s) of current core",
"CLEAR [<cores>]          clear all breakpoints of all or selected cores",
"SELECT <core>           change the current core",
"INFO                                display information about the current core",
"STATE                                display information about all cores",
"LOAD [<offset>] [<file> [<format>]] load program file to target memory",
"VERIFY [<offset>] [<file> [<format>]] verify a program file to target memory",
"PROG [<offset>] [<file> [<format>]] program flash memory",
"                                       <format> : SREC or BIN or AOUT or ELF",
"ERASE [<address> [<mode>]] erase a flash memory sector, chip or block",
"                                       <mode> : CHIP, BLOCK or SECTOR (default is sector)",
"ERASE <addr> <step> <count> erase multiple flash sectors",
"UNLOCK [<addr> [<delay>]]  unlock a flash sector",
"UNLOCK <addr> <step> <count> unlock multiple flash sectors",
"FLASH <type> <size> <bus>  change flash configuration",
"DELAY <ms>                delay for a number of milliseconds",
"HOST <ip>                 change IP address of program file host",
"PROMPT <string>           defines a new prompt string",
"CONFIG                                display or update BDI configuration",
"CONFIG <file> [<hostIP> [<bdiIP> [<gateway> [<mask>]]]]",
"HELP                                display command list",
"QUIT                                terminate the Telnet session"
```

3.5 Multi-Core Support

The bdiGDB system supports concurrent debugging of up to 8 MIPS cores (vCPU's). For every core you can start its own GDB session. The default port numbers used to attach the remote targets are 2001 ... 2008. In the Telnet you switch between the cores with the command "select <0..7>". In the configuration file, simply begin the line with the appropriate core number. If there is no #n in front of a line, the BDI assumes core #0.

The following example defines 4 vCPU's for debugging. For a complete example, look at the configuration examples.

```
[TARGET]
; common parameters
POWERUP      2000          ;power-up delay 2 seconds
JTAGCLOCK    1            ;use 8 MHz JTAG clock
JTAGDELAY    8            ;delay for 64 TCK's
WAKEUP       100         ;give reset time to complete
RESET        HARD        ;reset via EJTAG reset pin
;
;=====
; !!!! defines the cores numbers without any holes !!!!
;=====
;
; Core#0 parameters (active vCPU after reset)
#0 CPUTYPE    XLS 0        ;CPU type, CHIP0/CPU0/THREAD0
#0 ENDIAN     BIG         ;target is big endian
#0 STARTUP    RUN         ;let vCPU run
#0 WORKSPACE  0xA0000080  ;workspace in target RAM for fast download
;
; Core#1 parameters
#1 CPUTYPE    XLS 1        ;CPU type, CHIP0/CPU0/THREAD1
#1 ENDIAN     BIG         ;target is big endian
#1 STARTUP    RUN         ;let vCPU run
;
; Core#2 parameters
#2 CPUTYPE    XLS 4        ;CPU type, CHIP0/CPU1/THREAD0
#2 ENDIAN     BIG         ;target is big endian
#2 STARTUP    RUN         ;let vCPU run
;
; Core#3 parameters (active vCPU after reset)
#3 CPUTYPE    XLS 5        ;CPU type, CHIP0/CPU1/THREAD1
#3 ENDIAN     BIG         ;target is big endian
#3 STARTUP    RUN         ;let vCPU run
;
;

[HOST]
IP            151.120.25.119

#0 PROMPT     vCPU#0>
#1 PROMPT     vCPU#1>
#2 PROMPT     vCPU#2>
#3 PROMPT     vCPU#3>
;
```

Multi-Core related Telnet commands:

STATE	Display information about all cores.
SELECT <core>	Change the current Telnet core
CONT <cores>	Restart one or multiple cores <cores> core bit map Example: cont 0x0d ; start core #0, #2, #3
HALT [<cores>]	Force one or multiple cores to debug mode. If there is no <cores> parameter, the currently selected core is forced to debug mode. <cores> core bit map Example: halt 0xff ; halt all 8 cores #0...#7
BI <addr> [<mask>[<cores>]]	
BD [R W] <addr> [<mask>[<cores>]]	Set a hardware instruction/data breakpoint in one or multiple cores. If there is no <cores> parameter, the breakpoint is set for the currently selected core. <addr> address of the breakpoint (EJTAG IBA/DBA register) <mask> address mask (EJTAG IBM/DBM register) <cores> core bit map Example: bi 0x80003450 0 0xff ; break in all cores bd 0x80107000 0x0fff 0x14 ; range watch in 2 and 4
CLEAR [<cores>]	Clear all breakpoints of all or selected cores. If there is no <cores> parameter, then all hardware breakpoints in all cores are cleared. To clear the breakpoints in the currently selected core use "ci" and "cd". <cores> core bit map Example: clear 0x0018 ; Clear the breakpoints in core 3 and 4

4 Specifications


Operating Voltage Limiting	5 VDC \pm 0.25 V
Power Supply Current	typ. 500 mA max. 1000 mA
RS232 Interface: Baud Rates	9'600, 19'200, 38'400, 57'600, 115'200
Data Bits	8
Parity Bits	none
Stop Bits	1
Network Interface	10 BASE-T
Serial Transfer Rate between BDI and Target	up to 16 Mbit/s
Supported target voltage	1.8 – 5.0 V (3.0 – 5.0 V with Rev. A/B)
Operating Temperature	+ 5 °C ... +60 °C
Storage Temperature	-20 °C ... +65 °C
Relative Humidity (noncondensing)	<90 %rF
Size	190 x 110 x 35 mm
Weight (without cables)	420 g
Host Cable length (RS232)	2.5 m

Specifications subject to change without notice

5 Environmental notice

Disposal of the equipment must be carried out at a designated disposal site.

6 Declaration of Conformity (CE)



DECLARATION OF CONFORMITY

This declaration is valid for following product:

Type of device: BDM/JTAG Interface
Product name: BDI2000

The signing authorities state, that the above mentioned equipment meets the requirements for emission and immunity according to

EMC Directive 89/336/EEC

The evaluation procedure of conformity was assured according to the following standards:



EN 50081-2
EN 50082-2

This declaration of conformity is based on the test report no. QNL-E853-05-8-a of QUINEL, Zug, accredited according to EN 45001.

Manufacturer:

ABATRON AG
Stöckenstrasse 4
CH-6221 Rickenbach

Authority:

 Max Vock Marketing Director	 Ruedi Dummermuth Technical Director
---	--

Rickenbach, May 30, 1998

7 Abatron Warranty and Support Terms

7.1 Hardware

ABATRON Switzerland warrants that the Hardware shall be free from defects in material and workmanship for a period of 3 years following the date of purchase when used under normal conditions. Failure in handling which leads to defects or any self-made repair attempts are not covered under this warranty. In the event of notification within the warranty period of defects in material or workmanship, ABATRON will repair or replace the defective hardware. The customer must contact the distributor or Abatron for a RMA number prior to returning.

7.2 Software

License

Against payment of a license fee the client receives a usage license for this software product, which is not exclusive and cannot be transferred.

Copies

The client is entitled to make copies according to the number of licenses purchased. Copies exceeding this number are allowed for storage purposes as a replacement for defective storage mediums.

Update and Support

The agreement includes free software maintenance (update and support) for one year from date of purchase. After this period the client may purchase software maintenance for an additional year.

7.3 Warranty and Disclaimer

ABATRON AND ITS SUPPLIERS HEREBY DISCLAIMS AND EXCLUDES, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT.

7.4 Limitation of Liability

IN NO EVENT SHALL ABATRON OR ITS SUPPLIERS BE LIABLE TO YOU FOR ANY DAMAGES, INCLUDING, WITHOUT LIMITATION, ANY SPECIAL, INDIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THE HARDWARE AND/OR SOFTWARE, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, BUSINESS, DATA, GOODWILL, OR ANTICIPATED SAVINGS, EVEN IF ADVISED OF THE POSSIBILITY OF THOSE DAMAGES.

The hardware and software product with all its parts, copyrights and any other rights remain in possession of ABATRON. Any dispute, which may arise in connection with the present agreement shall be submitted to Swiss Law in the Court of Zug (Switzerland) to which both parties hereby assign competence.

Appendices

A Troubleshooting

Problem

The firmware can not be loaded.

Possible reasons

- The BDI is not correctly connected with the target system (see chapter 2).
- The power supply of the target system is switched off or not in operating range (4.75 VDC ... 5.25 VDC) --> MODE LED is OFF or RED
- The built in fuse is damaged --> MODE LED is OFF
- The BDI is not correctly connected with the Host (see chapter 2).
- A wrong communication port (Com 1...Com 4) is selected.

Problem

No working with the target system (loading firmware is ok).

Possible reasons

- Wrong pin assignment (BDM/JTAG connector) of the target system (see chapter 2).
- Target system initialization is not correctly --> enter an appropriate target initialization list.
- An incorrect IP address was entered (BDI2000 configuration)
- BDM/JTAG signals from the target system are not correctly (short-circuit, break, ...).
- The target system is damaged.

Problem

Network processes do not function (loading the firmware was successful)

Possible reasons

- The BDI2000 is not connected or not correctly connected to the network (LAN cable or media converter)
- An incorrect IP address was entered (BDI2000 configuration)

B Maintenance

The BDI needs no special maintenance. Clean the housing with a mild detergent only. Solvents such as gasoline may damage it.


If the BDI is connected correctly and it is still not responding, then the built in fuse might be damaged (in cases where the device was used with wrong supply voltage or wrong polarity). To exchange the fuse or to perform special initialization, please proceed according to the following steps:



Observe precautions for handling (Electrostatic sensitive device)
Unplug the cables before opening the cover.
Use exact fuse replacement (Microfuse MSF 1.6 AF).

1


1.1 Unplug the cables



2


2.1 Remove the two plastic caps that cover the screws on target front side (e.g. with a small knife)

2.2 Remove the two screws that hold the front panel




3

3.1 While holding the casing, remove the front panel and the red elastic sealing



4

4.1 While holding the casing, slide carefully the print in position as shown in figure below




5

Reinstallation

5.1 Slide back carefully the print. Check that the LEDs align with the holes in the back panel.

5.2 Push carefully the front panel and the red elastic sealing on the casing. Check that the LEDs align with the holes in the front panel and that the position of the sealing is as shown in the figure below.



5.3 Mount the screws (do not overtighten it)

5.4 Mount the two plastic caps that cover the screws

5.5 Plug the cables



**Observe precautions for handling (Electrostatic sensitive device)
Unplug the cables before opening the cover.
Use exact fuse replacement (Microfuse MSF 1.6 AF).**

C Trademarks

All trademarks are property of their respective holders.